Abstract-In this paper we explore the area overhead associated with the stochastic assembly of nanoscale logic. In nanoscale architectures, stochastically assembled nanowire decoders have been proposed as a way of addressing many individual nanowires using as few photolithographically produced mesoscale wires as possible. Previous work has bounded the area of stochastically assembled nanowire decoders for controlling nanowire crossbarbased memories. We extend this analysis to nanowire crossbarbased logic and bound the area required to supply inputs to a nanoscale circuit via mesoscale wires. We also relate our analysis to the area required for stochastically assembled signalrestoration layers within nanowire crossbar-based logic.
I. INTRODUCTION
Before computer chips can be assembled with nanowires (NWs) (i.e < 5nm feature sizes), a number of key manufacturing and design challenges must be addressed. These include developing area-efficient methods for controlling NWs using a limited number of photolithographically produced mesoscale wires (MWs). The interface between NWs and MWs is called a NW decoder. NW decoders for memories have been proposed for nanoscale memories consisting of NW crossbars. The goal is to address one (or a few) NW(s) in each of the crossbar's two dimensions. This allows a bit of data to be written by altering the physical state of the nanowires' point(s) of intersection (see Figure 1) . A range of technologies have been presented to realize decoders for memories including using masks [1] , [2] , axial NW encoding [3] , [4] , radial NW encoding [5] , random particle deposition [6] , rotational offsets of intersecting sets of wires [7] , [8] , and micro-to-nano addressing blocks [9] .
Each of these memory decoder technologies introduces randomness into the assembly process. Each MW controls (i.e. "turns off") some subset of the NWs in one dimension of a crossbar, but whether a given NW is controlled by a given MW is probabilistic, not deterministic. The probabilities in question are a function of the decoders' method of assembly. We have analyzed the area occupied by memory decoders and crossbars for a variety of stochastic assembly methods to determine the conditions under which the area is minimized. We have studied encoded NW decoders [10] , randomized-contact decoders [6] , masked-based decoders [11] , and decoders for radially encoded NWs [5] . In all cases tight bounds have been derived on M , the number of MWs required to address N a out of N NWs with high probability. From M , N a and N , the area of a decoder and crossbar-based memory can be bounded.
In this paper we treat a related problem, namely, bounding the area of decoders for logic circuits. Let such a decoder To address a NW in one dimension, an OC is activated and mesoscale wires (MWs) are used to turn off all but NW address within that group. Each MW provides control over a subset of NWs, but these subsets are determined by a stochastic assembly process. The stochastically assembled coupling of MWs to NWs is referred to as a NW decoder. By addressing NWs along each dimension of the crossbar, the NW decoders provide control over NW crosspoints. Data is stored to an addressed crosspoint by application of a sufficiently large electric field. Data is sensed with a smaller field. In this figure, the same bit of information is stored at two crosspoints.
have M MWs and N NWs. For a given method of stochastic decoder assembly, the goal is to choose M and N so there exists N a NWs such that each of the 2 Na subsets of the N a NWs can be addressed by activating some subset of the MWs. If this holds, the N a NWs can serve as inputs to a circuit.
If the N input NWs form a crossbar with a second orthogonal set of NWs, the junctions between these two sets can be programmed. Each NW in the second set forms a WIRED-OR with the NWs to which it is connected (see Figure 2 ) [12] . When these "gates" are combined with inverters, a complete basis for nanoscale logic circuits is achieved. Also, the configuration of the WIRED-OR gates allows the N − N A unused input NWs to be disconnected from the logic circuit.
A. Paper Overview
In this paper we explore the overhead associated with stochastic assembly of crossbar-based logic decoders. We also examine the impact of manufacturing errors, in which some MWs only partially control some NWs. Fig. 2 . A level of reconfigurable crossbar-based logic in which a WIRED-OR operation is followed by a signal restoration operation that also implements negation. Light NWs indicate that a boolean value of "1" is being applied, dark NWs indicate a "0". The two operations collectively implement a WIRED-NOR, and thus form a complete basis for boolean logic. The WIRED-OR operation is implemented like a read operation, except that multiple vertical NWs, and all horizontal NWs, are addressed. Any horizontal NW which is connected to an addressed input NW carries a current. The current carrying horizontal NWs then gate (i.e. make nonconducting) a subset of the output NWs using field-effect transistors (FETs). The diode connections used to perform the WIRED-OR operation can be configured via write operations using a NW decoder (not shown), which is disconnected during normal operation. The FETs used to implement the restoration operation may be placed stochastically. model several types of NW decoder, highlighting the stochastic aspects of their assembly process, and explicitly defining requirements the decoders must meet to control memories and circuits. Section IV demonstrates that stochastically assembled NW decoders can supply inputs to crossbar-based logic using only small constant factor overhead. Section V presents an information-theoretic lower bound on this overhead. Finally, Section VI relates the analysis of the previous two sections to proposed stochastically-assembled inversion (and buffering) layers within nanoscale logic.
II. MODELING NANOWIRE DECODERS
In a NW memory decoder in which M MWs are used to address N A out of N NWs, each MW provides control over a random subset of NWs. Which NWs a given MW controls (makes nonconducting) is determined by the decoder's stochastic assembly process. A range of proposed decoders can be modeled using a binary model with errors [6] .
For each NW, n i , we describe the subset of MWs that control it using a binary M -tuple, c i , called its codeword. The value of this binary decoder model with errors is that it allows us to succinctly establish criteria that NWs must satisfy to be addressable, while still accounting for the possibility of manufacturing errors. If a NW is reliably on while all other NWs are reliably off, it is individually addressed even when some MW/NW junctions contain errors. This model also lets us describe a decoder's assembly processes in terms of the probability distribution with which codewords are assigned.
A randomized-contact decoder (RCD) is any decoder that is assembled such that each bit of each codeword can be modeled as an independent random variable [13] , [6] . Here c i j = 1 with probability p, c i j = 0 with probability q, and c i j = e with probability r = 1 − (p + q). In an errorfree encoded NW decoder, codewords are all drawn from some set, C ⊂ {0, 1}
M [10] . During decoder assembly each NW codeword, c i , is modeled as a uniformly distributed independent random variable. One possible choice for C is an (h, M )-hot code in which codewords contains exactly h 1's and M −h 0's. This ensures that a NW with a unique codeword is individually addressable. In an encoded NW decoder, errors may occur within a NW's codeword due to axial misalignment [5] . Rather than modeling the distribution of errors within codewords, we use p f to denote the probability that a NW is misaligned, then assume that misaligned NWs are not used.
III. REQUIREMENTS FOR MEMORY AND LOGIC DECODERS
We now consider the requirements memory and logic decoders must satisfy. Consider first memory decoders. Given N NWs along each dimension of a crossbar memory, we wish to construct a decoder such that N A disjoint sets of NWs are individually addressable with probability 1 − . This ensures that data in a crossbar can be stored at N 2 A distinct memory locations. A similar, but slightly stricter requirement is for N A NWs along each dimension to be individually addressable. In either case, the NW decoder can be considered efficient if the number of MWs, M , is close to log 2 N A and N A is close to N . Both encoded NW decoders and RCDs have been shown to be efficient [10] [6] 
Now consider logic decoders that have N input NWs to a crossbar-based logic circuit. We desire a logic decoder with a set of N A < N NWs such that all 2 NA subsets of these NWs can be addressed by applying inputs to M MWs. This ensures that all 2 NA possible binary inputs can be supplied to the circuit. A seemingly alternative condition is that some set of N A MWs exists such that these MWs are capable of addressing 2 NA different subsets of NWs. The following lemma shows that these conditions are identical.
If a decoder is able to address all 2 NA subsets of a set of N A NW, the set of NWs is said to be fully addressable. Given a set of N A NWs and a set of N A MWs, we say the sets are uniquely coupled if each of the N A NWs is controlled by a unique MW. In other words, each of the N A MWs provides individual control over a distinct NW. This provides us with the criteria a logic decoder must satisfy.
Lemma III.1 In a simple NW decoder, a set of N A NWs is fully addressable if and only if their exists a set of N A MWs to which it is uniquely coupled.
Proof: Let S be the fully addressable set of N A NWs. For each NW n i , consider the set S i = S − n i . Since S i is addressable, there must be a MW that uniquely controls n i . For the other direction, simply note that any set of NWs can be addressed by activating the MWs that uniquely control the NWs not in the set.
In order to bound the area required for stochastically assembled NW logic decoders, we wish to bound the number of MWs, M , and NWs, N , such that there exists a set of N A fully addressable NWs with probability at least 1 − . By the above lemma, the probability that such a set exists is equal to the probability that there exists N A NWs and N A MWs such that each of the NWs is controlled by a unique MW. Furthermore, this condition is sufficient even for decoders that contain errors (i.e. MWs that only partially control certain NWs).
For a logic decoder to be considered efficient, M should be proportional to N A . We note also note that it is possible to supply N A inputs to a circuit without having a fully addressable set of N A NWs if inputs are fed in sequentially, using a nanoscale memory as a buffer. This would be significantly slower, as N A write operations would be required per input, but it would replace the need for a logic decoder. Instead a memory decoder would suffice.
A. Simple Versus Compound Decoders
Before proceeding with our area analysis, we consider the use of simple versus compound NW decoders. For memory decoders, compound decoders have been shown to greatly reduce the required number of MWs. Memory decoders are far more efficient if g groups of N NWs are each connected to separate OCs [10] , [6] . This is not the case for logic decoders.
First notice that if a set of N A NWs are uniquely coupled to N A MWs, the N A NWs are fully addressable whether or not they are all connected to a single OC. Now consider a compound NW decoder with g OCs, N = gw total NWs and a set, S, of N A fully addressable NWs. If NWs n i , n j ∈ S are both connected to the same OC, then for the decoder to address the set S i = S − n i there must be a MW that is uniquely coupled to n i . If most NWs in S share an OC with at least one other NW in S, there must exist close to N A uniquely coupled NWs and MWs. Thus, if the g OCs were replaced with a single larger OC, the resulting simple decoder would still have close to N A fully addressable NWs.
Finally, notice that by replacing g OCs with a single OC, the added space between the g OCs can be eliminated. If additional NWs are then added such that N A (as opposed to close to N A ) fully addressable NWs exist with probability at least 1 − , we can expect the resulting simple decoder to have close to the same area as the compound NW decoder it replaced. For this reason, the remainder of this paper is focused on bounding the area of simple NW decoders.
B. Post Assembly Configuration
In a NW decoder for logic with a set of N A fully addressable NWs, the remaining N − N A NWs can be disconnected from all perpendicular NWs, and thus safely ignored. This post-assembly configuration is accomplished by using a memory decoder to program the WIRED-OR portion of the nanoscale circuit (see Figure 2) [12] . Arguably, one might consider decoding technologies by which the logic decoder itself could be constructed via similar post-assembly configuration [14] . In this scenario, stochastically assembled memory decoders would be constructed to individually address N A input NWs, then write operations would permanently couple each of the NWs to a different MW. If this approach proves feasible, it would be quite efficient. The resulting logic decoder would consist of exactly N A NWs and N A MWs. The only additional overhead required is that of the the memory decoder. In the remainder of this paper, we assume that connections between MWs and NWs are not programmable.
IV. STOCHASTIC ASSEMBLY OF NW LOGIC DECODERS
One approach for producing a set of N A fully addressable NWs is to connect N A OCs to groups of w NWs, then select only one NW from each group. This is the deterministic decoder proposed by DeHon in [12] , in which each of M MWs is coupled to a block of w NWs. The M = N A MWs fully address N A out of N = 2wN A NWs. Here the factor of 2 approximates the space between the groups of w NWs. Depending on what is attainable through photolithography, the factor may be closer to 1. Assuming MWs are perpendicular to NWs, this decoder uses area
where λ and 2wλ is the pitch of MWs and NWs, respectively. We show that stochastically assembled decoders use less area.
A. Area Bounds
2wM N λ 2 is the area of a NW decoder with N NWs and M perpendicular MWs. To minimize this area, we must minimize MN while choosing M and N such that their exists a set of N A fully addressable NWs with probability at least 1 − . To outperform the deterministic construction above we must have MN < wN For intuition behind this result, consider an encoded NW decoder in which (1, M)-hot codes are used. When M = N A , in the absence of misalignment errors, each NW is controlled by exactly one MW. Furthermore, each NW is equally likely to be controlled by any given NW, so we must ask how many NWs are needed such that, with probability 1 − , each MW controls at least one NW. This is analogous to the classic Coupon Collectors Problem in which one of C coupons is selected with equal probability during each of T trials. The number of trials before all C coupons have been collected with probability 1 − is T ≈ C ln C/ . Thus in the errorfree encoded NW decoder, N ≈ N A ln N A / . Furthermore, if misalignment errors cause trials (NWs) to fail to collect any coupon with probability p f , N ≈ (N A /(1−p f ) ) ln N A / [11] .
In order to obtain a more area efficient decoder, we can set N = M = βN A for some relatively small value of β. First, consider an encoded NW decoder in which (1, M)-hot codes are used. In the absence of misalignment errors, each NW is controlled by exactly one MW. Here we can again view MWs as coupons and NWs as trials. We require that C/β of the C = M = βN A coupons be collected over T = C trials. Now let t i be the number of trials required to collect the i th coupon after the (i − 1) th coupon has been collected (so t 1 = 1). When i − 1 coupons have been collected, the probability that a trial collects a new coupon is (
The number of trials required to collect κC coupons is
and the expected number of trials is E[T
It is well-known that ln n ≤ H(n) ≤ ln n + 1 [16] and H(n) − H(αn) approaches ln n − ln αn = − ln α as n grows.
This gives E[T κ ] ≈ −C ln(1 − κ).
Thus for fixed κ < 1, only O(C) trials, on average, are needed to collect κC coupons. In the case of error-free encoded NW logic decoders this bounds the expected number of NWs required. We now bound the number of NWs required with probability 1 − .
Lemma IV.1 Consider the classic coupon collector problem in which one of C coupons is collected independently at random during each of T trials, and each coupon is collected with equal probability. Let S C denote the number of distinct coupons collected after
Proof: Let x i be a 0-1 random variable that denotes whether a new coupon is collected during the i th trial. Notice that p(x i = 1) ≥ (C − i + 1)/C, since by the i th trial at most i − 1 coupons have already been collected. Furthermore, if fewer than κC coupons have been collected by the i th trial,
We wish to bound the probability that
To do this, we instead consider the sum of C independent 0-1 random variables, y i . Here p(y i = 1) = (C − i + 1)/C for i ≤ κC and p(y i = 1) = 1 − κ for i > κC. Let S C = C i=1 y i . By the logic of the previous paragraph,
Since S C is the sum of independent random variables, P [S C < κC] can be bounded using a Chernov bound,
, where
As an example, we can use the above lemma to consider an error-free encoded NW decoder in which M = N = (5/2)N A , in which case κ = 2/5, 1 − κ + κ 2 /2 = 17/25 Proof: In the encoded NW decoder, each NW is controlled by exactly one randomly selected MW. As such, each NW can be thought of as collecting one of C = M = βN A coupons independently at random and with equal probability. We wish to guarantee that at least C/β distinct coupons are collected among the N = C independent trials, given that each trial collects each coupon with probability 1/C.
Let S C denote the number of distinct coupons collected after C trials, and let κ = 1/β. In the proof of Lemma IV.1, it is shown that P r(
Requiring that δ > 0 is equivalent to requiring that
). This becomes κ 2 − 4κ + 2 > 0, which holds when κ < 2 − √ 2. The bounds on β given in the above Theorem apply to an encoded NW decoder that is error free. If misalignment errors occur with probability p f , then for any particular value of N A , the corresponding bound on β scales by a factor of at most 1/(1 − p f ). To see why, notice that in the proof of Lemma IV. When a NW decoder is stochastically assembled, let 1 − be the probability that the resulting configuration is successful.
The basic approach used to lower bound β is relatively straightforward. Before a NW decoder is assembled, there is a probability distribution associated with C. Depending on the parameters of the assembly process, there is a certain amount of entropy (i.e. uncertainty), denoted h(C), associated with C. For RCDs and encoded NW decoders h(C) is easy to compute. Given β, it is possible to upper bound the entropy of C given that C is successful. This bound implies a lower bound on β. Specifically, β must be large enough so any upper bound on the entropy of all successful configurations is at least (1 − )h(C).
More formally, imagine the repeated assembly of a stochastically assembled NW decoder with M MWs and N NWs.
Here h(C) represents the minimum number of bits, on average, required to specify C after each assembly process, among all possible configurations. In other words, suppose that after each decoder is assembled its configuration, C, is recorded in binary using a predetermined encoding scheme. For any such scheme, the average number of bits required per decoder is at most h(C). Also, the bound is asymptotically achievable [17] .
If C is successful with probability 1 − , Shannon's source coding theorem implies that as shrinks and MN = βN 2 A increases, the entropy of C, when restricted to only successful configurations, approaches (1 − )h(C) [17] . This in turn implies that for arbitrarily large values of N A , the average number of bits required by an encoding scheme that describes only successful configurations is at least (1 − )h(C).
In a successful decoder, let S denote the set of the N 2 A junctions of the uniquely coupled sets M and N . Also let C − S denote the set of the remaining MN − N 2 A junctions. To obtain a lower bound on β, we observe that the average number of bits required to specify a successful configuration is at most the average number of bits required to specify S, denoted h(S), plus the average number of bits required to specify C − S given S, denoted h(C − S|S). As explained above, the average number of bits required to specify a successful configuration is at least (1 − )h(C). Thus
which we now apply to both RCDs and encoded NW decoders. For simplicity we consider the bound (which holds for all > 0) as → 0. This gives:
A. A Lower Bound for RCDs
To lower bound β for RCDs we can assume decoders are error-free. Here c i j = 1 with probability p and c i j = 0 with probability 1−p. The c i j are independent random variables, so
is the binary entropy function [17] (log is base 2).
, where p * is the probability that a given junction in C − S is controlling. From inequality 2, this gives , dp * dp = β 2 /(β 2 − 1). Now
